

Are the z990s Underperforming?

Cheryl Watson

Session 2537; SHARE 103 in New York City

August 18, 2004

Watson & Walker, Inc.

home of **Cheryl Watson's TUNING Letter, CPU Chart, BoxScore & GoalTender**

Abstract

Several installations believe that their new z990 processors are not performing as expected. Are their beginning expectations unrealistic? Do the new configurations require a different level of tuning? Are the machines not performing according to LSPR expectations? You may find that one or more of these is true in your case. Whether you have z990 processors currently installed, or are planning on ordering them, this is an extremely important session. The session is given by Cheryl Watson, who has an intense interest in these new machines and extensive experience in comparative performance studies. Her recommendations will definitely provide valuable insights and knowledge.

z990 Expectations



- z990 Introduction
- Determining Processor Capacity
- OS/390 R10 LSPRs
- z900 OS/390 LSPRs
- z/OS 1.4 LSPRs
- z990 z/OS LSPRs
- z900 versus z990 Performance
- Recommendations

z990 Introduction



- 32 models
 - 1-way - 450 MIPS; 32-way - 5058 MIPS
- Speed of 450 MIPS is almost double the uni-processor speed of the z900 (234 MIPS)
- Higher bandwidth, more channels, more storage
- Lower cost software due to MSU reduction (about 10%)
- Results:
 - Increasing capacity with a z990 makes for extremely happy customers
 - Keeping the same capacity with a z990 can produce disappointment unless you size correctly

Determining Capacity of Processors



- No independent analysis of processors
- IBM creates and runs their own benchmark jobs. Results published in their Large Systems Performance Reference (LSPR) - www.ibm.com/servers/eserver/zseries/lspr
- Results are shown as ITR (Internal Throughput Rate) ratios comparing the CPU usage between two benchmarked machines
- Basis for the determination of MIPS, MSUs and SUs
- We greatly respect and appreciate the amount of time, effort and cost that goes into these benchmarks – the IBM LSPR team does an excellent job!

Challenges in Creating LSPRs



- Hardware architecture changes
 - Change in placement of the CVB/CVD instructions on the 9672 machines resulted in poor performance for COBOL subscripting programs
 - Change in how high-speed cache is handled made a huge difference in z900 performance for jobs that modify data within 256 bytes of the instructions doing the modifying
 - The size of high-speed cache, architecture of cache and size of storage can significantly alter results

Challenges in Creating LSPRs



- The workloads change
 - Newer applications using more floating point, Java, C/C++ code and UNIX services
 - Subsystems may require new facilities that are only available on new systems (e.g. DB2 *loves* 64-bit)
- Software changes
 - Latest software can only run on the latest hardware due to instruction requirements or new facilities (e.g. you must run in 64-bit for z/OS on zSeries machine, but can only run in 31-bit on 9672s)

OS/390 R10 LSPRs




- IBM runs a set of benchmark jobs on new machines and compares the performance of the jobs to older machines
- IBM then publishes the results as ITRRs (internal throughput rate ratios) in their LSPR
 - ITRRs are ratios between two machines, and the base machine often changes
 - MIPS, MSUs and service units are roughly based on these ITRRs

OS/390 R10 LSPRs




- The original z900 LSPRs were run on OS/390 R10
- Base machine was the z900 2064-1C1 (Dec2001)
- z900 workloads were made up of:
 - CB84 – Short commercial batch (31-bit)
 - TSO – Interactive TSO (64-bit)
 - CICS/DB2 – CICS work using DB2 (64-bit)
 - IMS – IMS work (31-bit)
 - CBW2 – Long commercial batch with heavy DB2 (31-bit)
 - FPC1 – Floating point/scientific work (31-bit)
- **MIX workload is the harmonic mean of CB84, TSO, CICS/DB2 and IMS**

z900 Total MIPS by Workload



MIPS by CP



z900 Observations



- CBW2 and FPC1 (which aren't part of MIX) get much higher MIPS ratings than other workloads
- MIX is not a good indicator of CBW2 and FPC1 work, but is a good average of the other workloads
- But MIX is the average of unlike environments (31-bit and 64-bit), so is almost meaningless
- This is the basis for most analysts' average MIPS ratings
- MP (multi-processing) factor plays an important part in effective speed
- At higher MPs, the range of performance and capacity causes larger differences in workloads

z/OS 1.4 Workloads




- May2003 – new LSPRs run on z/OS 1.4 in 64-bit mode
- Base machine is z990-2084-301
- z990 workloads are:
 - CB-S – Short commercial batch (similar to CB84)
 - CB-L – Long commercial batch (similar to CBW2)
 - OLTP-W – Web-enabled online work (similar to CICS/DB2)
 - OLTP-T – Traditional online work (similar to IMS)
 - WASDB – WebSphere Application Server and Data Base (new workload)
- TSO and FPC1 no longer used in benchmarking
- **MIX workload is the harmonic mean of CB-S, CB-L, OLTP-W, OLTP-T and WASDB**

z900 OS/390 R10 vs z/OS 1.4 LSPRs



- Different base machine
- Different combination of workloads (25% CB84, TSO, CICS/DB2, IMS versus 20% CB-S, CB-L, OLTP-W, OLTP-T, WASDB) to get MIX
- All workloads are 64-bit in z/OS (only TSO and CICS/DB2 are 64-bit in OS/390)
- No TSO workload
- CB-L (like old CBW2, which wasn't close to the average) is now included

z900 MIX MIPS




LSPR Observations




- MIX (average) MIPS are lower using z/OS LSPRs on smaller MPs, but higher using z/OS LSPRs on larger MPs
- CB-L and WASDB account for most of the increase on larger MPs
- OS/390 R10 LSPRs are the last available for 9672s


z990 Total MIPS (32-way)



z990 Total MIPS (16-way)



z900/z990 MIPS by CP



z990 Observations



- MIX MIPS are higher when you have more MPs due to the inclusion of higher rated CB-L and WASDB
- 17-way to 32-way configurations show less degradation – we don't understand why
- Much greater difference between CB-L and CB-S MIPS per CP on z990
- CB-L shows less degradation than CB-S at higher MPs

z900 versus z990




- We started hearing about disappointments in the z990 in early November 2003
- Workloads weren't meeting expectations on moves from z900 to z990
- Many sites were seeing underperformance of between 8% to 12%, using standard workload analyses
- This underperformance was seen in users' analyses and via our BoxScore product

z900 versus z990



BOXSCORE/BATCH 15:04 Monday, March 8, 2004 56
Percent of Change - Observed = 85.9, Expected = 102.4
SYSA - Upgrade to z990
Plot of CV*PERCENT. Symbol used is '*'.



z900 versus z990



BOXSCORE/BATCH 15:04 Monday, March 8, 2004 49

V1R6 (c) Watson & Walker, Inc.

Summary - CPU per I/O

```

+-----+
+ The work analyzed during this period experienced a +
+ 46.2% decrease in CPU time per I/O +
+ between the two environments analyzed. +
+-----+
  
```

```

+-BoxScore/BATCH: -11.1% +----Capacity (MIPS/LPAR)----+ +--% Delta--+ +---Speed (MIPS/Logical CPU)--+
+   Expected   +   Observed   + +           + +   Expected   +   Observed   +
+ From an LPAR view, +-----+ +-----+ +-----+ +-----+ +-----+ +-----+
+ STUDY           +           +           + +           + +           +           +
+ had 11.1% less   + Max 2884.5 + 2520.3 + + -12.6% + + Max 412.1 + 360.0 +
+ speed and capacity +           +           + +           + +           +           +
+ than expected from + Avg 2349.0 + 2087.1 + + -11.1% + + Avg 335.6 + 298.2 +
+ published performance +           +           + +           + +           +           +
+ estimates.       + Min 2349.0 + 1724.3 + + -26.6% + + Min 335.6 + 246.3 +
+           +           +           + +           + +           +           +
+-----+ +-----+ +-----+ +-----+ +-----+ +-----+
  
```

```

+-BoxScore/BATCH: -8.1% +----Capacity (MIPS/CEC)----+ +--% Delta--+ +---Speed (MIPS/Physical CPU)--+
+   Expected   +   Observed   + +           + +   Expected   +   Observed   +
+ From a CEC view, +-----+ +-----+ +-----+ +-----+ +-----+ +-----+
+ STUDY           +           +           + +           + +           +           +
+ had 8.1% less    + Max 3982.5 + 3404.0 + + -14.5% + + Max 398.3 + 340.4 +
+ speed and capacity +           +           + +           + +           +           +
+ than expected from + Avg 3069.0 + 2818.9 + + -8.1% + + Avg 306.9 + 281.9 +
+ published performance +           +           + +           + +           +           +
+ estimates.       + Min 3069.0 + 2328.9 + + -24.1% + + Min 306.9 + 232.9 +
+           +           +           + +           + +           +           +
+-----+ +-----+ +-----+ +-----+ +-----+ +-----+
  
```

z900 versus z990



V1R6 (c) Watson & Walker, Inc. BOXSCORE/BATCH
CPU Comparison 15:04 Monday, Jan 8, 2004 51

Item	Control	Study	Delta	% Delta	ITRR	Comments
System Identification:						
System	SYSA	SYSA				
<u>Model-Version</u>	<u>2064-113</u>	<u>2084-310</u>		*****		
Common name for processor	2064-113	2084-310		*****		
Manufacturer	IBM	IBM				
MVS release	z/OS 01.04	z/OS 01.04				
Architecture mode	64-bit	64-bit				
Central storage	12288MB	12288MB	0MB	0.0%		
<u>Number of logical CPUs</u>	<u>11.0</u>	<u>7.0</u>	<u>-4.0</u>	<u>-36.4%</u>		<u>WWCB061-I # of log. CPU</u>
<u>Number of physical CPUs</u>	<u>13.0</u>	<u>10.0</u>	<u>-3.0</u>	<u>-23.1%</u>		<u>WWCB024-I # of phys. CP</u>
LPAR status	SHR	SHR				WWCB026-I LPAR used in
LPAR weight (avg)	660.0	410.0	-250.0	-37.9%		WWCB097-I IRD decreased
Number of active LPARs	6.0	6.6	0.6	10.0%		WWCB098-I # LPARs inccr
Total number of LPs in CEC	21.0	19.3	-1.7	-8.1%		
<u>LPAR LPs to CP ratio</u>	<u>1.6</u>	<u>1.9</u>	<u>0.3</u>	<u>19.5%</u>		<u>WWCB127-W LP to CP rati</u>
Weight of other LPARs (avg)	340.0	586.0	246.0	72.4%		
Percent of CEC this LPAR	66.0%	41.2%	-24.8%	-37.6%		WWCB131-W % of CEC decr
Total CPU busy	801.9%	533.4%	-268.5%	-33.5%		WWCB068-W CPU busy is lo
Avg CPU busy	72.9%	76.2%	3.3%	4.5%		
Max CPU busy	96.2%	98.4%	2.2%	2.3%		
Min CPU busy	13.0%	13.7%	0.7%	5.4%		
. . .						
Speed of one CPU (physical):						
Expected SU/second	8724.10	17003.18	8279.08	94.9%	1.95	
Expected avg MIPS/CPU	151.6	306.9	155.3	102.4%	2.02	WWCB028-I Expected faste
Expected max MIPS/CPU	211.5	398.3	186.8	88.3%	1.88	WWCB096-I Weight increas
Expected min MIPS/CPU	151.6	306.9	155.3	102.4%	2.02	WWCB098-I # LPARs increa
Observed MIPS/CPU	151.6	281.9	130.3	85.9%	1.86	WWCB030-I CPU is faster
Change from predicted avg			-25.0	-8.1%		
Machine capacity (physical):						
<u>Expected avg MIPS</u>	<u>1971.0</u>	<u>3069.0</u>	<u>1098.0</u>	<u>55.7%</u>	<u>1.56</u>	<u>WWCB032-I Expect more ca</u>
Expected max MIPS	2749.5	3982.5	1233.0	44.8%	1.45	WWCB127-W LP to CP ratio
Expected min MIPS	1971.0	3069.0	1098.0	55.7%	1.56	WWCB129-W % of CEC incre
<u>Observed MIPS</u>	<u>1971.0</u>	<u>2818.9</u>	<u>848.0</u>	<u>43.0%</u>	<u>1.43</u>	<u>WWCB034-I More capacity</u>
Change from predicted avg			-250.1	-8.1%		

z900 versus z990



- Observations
 - This example used the CB-S workload because the site had previously been using the CB84 workload successfully for years
 - Change in CPU time is consistent, but not meeting CB-S expectations
 - From the plot, this doesn't seem to appear to be a problem with just one type of job – it's all jobs
 - The 46.2% decrease is actual, but the -11.1% and -8.1% are interpretations based on expectations

z900 versus z990



- Observations (cont.)
 - On the CPU Comparison report, some interesting things to note: number of LPs, CPs and LP to CP ratio
 - Storage changes can make a significant impact on certain types of jobs, such as sorts
 - Watch the MIPS! In this case, -8.1% change in capacity amounts to 250 MIPS (IBM allows a +5% to -5% difference in capacity to meet their capacity projections)

z900 versus z990



- So why is this happening?
 1. Moving to Fewer CPs
 2. LPAR Configurations Change
 3. Low I/O Density Comes into Play
 4. 5% Variation Can Matter
 5. Storage sizes usually increase and can change the behavior of some work, especially sorts

1. Moving to Fewer CPs



- Higher importance workloads tend to dominate the lower importance workloads
- Higher importance workloads have latent demand that takes more CPU
- Uni-processors have unique problems (many sites are now going to uni-processors for the first time)

2. LPAR Configurations Change



- Moving to fewer CPs causes higher LP to CP ratio
- 2:1 or 3:1 ratios are acceptable, but 10:1 isn't
- This overhead shows up as higher TCB and SRB times
- Poor LPAR configurations can cause up to 30% overhead!
- Installations ***MUST*** plan on re-evaluating their LPAR assignments after configuration changes

3. Low I/O Density



- IBM says that low I/O density environments more closely match the CB-L workload than other workloads
- Low I/O density is defined as having less than 30 DASD I/Os per second per unit of CPU usage as measured in MSUs
- IBM says that 80% of sites have this condition (we found it to be closer to 100%)
- Free SAS program to calculate I/O density at www.watsonwalker.com/lowio.txt

3. Low I/O Density




- First identified by IBM in 1999 when sites upgraded from G4 to G5/G6 processors (which were significantly faster)
- Also occurs when moving from z900 to z990
- IBM has added a new customized workload to their internal tools called LOWIO, which is a combination of 60% CB-L, 20% WASDB and 20% OLTP-W
- Customized workloads, including customized low I/O, online and batch, are not shown in LSPR tables
- IBM's sizing tool, zPCR, includes these customized workloads

3. Low I/O Density



- If you have low I/O density, then you **must** do sizing using a customized workload rather than others (OLTP-T, CB-S, etc.)
- If you use MIX MIPS or a standard workload, then you will probably not meet your expectations
- See SHARE presentations by **Walt Caprice** (2514 – last SHARE) and **Joanne Brown** (2513 – this and last SHARE) regarding customized workloads

3. Low I/O Density for z990



4. 5% Variation Can Matter




- 5% of the smallest z990 is about 22 MIPS (no big deal)
- 5% of the 16-way z990 is about 253 MIPS (BIG deal!)
- You need to have a performance guarantee from IBM (they say that one isn't really needed because they will keep customers happy – we still think they're important)
- Be careful of the +/- 5% variation in expected performance if it's a tight move

Question



- If LOWIO applies to most installations and if LOWIO represents the highest MIPS ratings, then why are any sites complaining?
- **You have to look at the comparison between the z900 and z990**

z900 versus z990



z900 versus z990



- Dark lines represent moving from a 12-way z900 to each of the first 16 z990s for CB-L (highest) and CB-S
- Light lines represent moving from an 8-way z900 to each of the first 16 z990s for CB-L (highest) and CB-S
- CB-L is worse than CB-S until there is one more CP on the z990 than on the z900; then they reverse
- CB-S is fairly close to old MIX MIPS, but CB-L is fairly close to LOWIO MIPS

z900 versus z990



- Example 1 (moving across)
 - Move from a 12-way z900 (2255 MIX MIPS) to an 8-way z990 (2293 MIX MIPS)
 - CB-S gets 19% better performance than CB-L
 - If you planned on CB-S performance and you got CB-L performance, you'd be disappointed
- Example 2 (moving down)
 - Move half of the workload from an 8-way z900 (1611 MIX MIPS) to a 2-way z990 (855 MIX MIPS)
 - CB-S gets 36% higher capacity than CB-L
- Example 3 (moving up)
 - Move from an 8-way z900 (1611 MIX MIPS) to a 16-way z990 (5058 MIX MIPS)
 - CB-S gets 21% lower capacity than CB-L

Recommendations



- Be especially cautious when moving to fewer CPs (this will apply to most z990 moves)
- Check out LPAR configurations before moving
- It's important to tune after the upgrade (LPs, WLM goals, etc.)
- Don't use MIX MIPS as a basis for your expectations
- Check your I/O density before using any workloads, and if low, use the customized LOWIO workload for estimations
- It's important to understand workloads for sizing
- Remember IBM's 5% margin

Questions?



–Contact:

email: cheryl@watsonwalker.com

Web site: www.watsonwalker.com

**Material taken from Cheryl Watson's TUNING Letter
2004, No. 2, and reports produced by Cheryl Watson's
BoxScore**